Art Unit: 2800

Clmpto 09132005 PY

Art Unit: 2800

 A method for forming a metal silicide layer in a semiconductor device comprising:

forming a first gate structure including a first gate electrode and a first spacer on a first region of a substrate;

forming a second gate structure including a second gate electrode and a second spacer on a second region of the substrate;

partially removing the first and second spacers to different depths such that side portions of the first and second gate electrodes are exposed by different amounts in thickness; and

forming a metal sillicide layer on the first and second electrodes having the different exposed thicknesses,

wherein the metal silicide layer formed on the second gate electrode has a second thickness that is different from a first thickness of the metal silicide layer formed on the first gate electrode.

- The method of claim 1, wherein the first gate structure corresponds to a
 gate structure of an N type MOS transistor, and the second gate structure corresponds
 to a gate structure of a P type MOS transistor.
- The method of claim 1, wherein a first impurity region is formed in the first region of the substrate adjacent to the first gate structure, prior to partially removing

Art Unit: 2800

4. The method of claim 1, wherein partially removing the first and second spacers comprises:

partially removing the second spacer to expose upper side portions of the second electrode; and

simultaneously and partially removing the first and second spacers to provide the first and second gate electrodes having the different exposed thicknesses.

wherein the second thickness of the metal silicide layer formed on the second gate electrode is greater than the first thickness of the metal silicide layer formed on the first gate electrode.

5. The method of claim 4, wherein the exposed thickness of the first gate electrode is about 100Å to about 300Å, and the exposed thickness of the second gate electrode is about 100Å to about 1,000 Å.

Art Unit: 2800

7. The method of claim 6, wherein the exposed thickness of the first gate electrode is about 100Å to about 300Å, and the exposed thickness of the second gate electrode is about 100Å to about 1,000 Å.

 A method for forming a metal silicide layer in a semiconductor device comprising:

forming a first gate structure including a first gate electrode and a first spacer on a first region of a substrate;

forming a second gate structure including a second gate electrode and a second spacer on a second region of the substrate;

partially removing the second spacer to partially expose upper side portions of the second gate electrode;

removing partially and simultaneously the first and second spacers; and forming a metal silicide layer on the first and second gate electrodes.

wherein a second thickness of the metal silicide layer formed on the second gate electrode is greater than a first thickness of the metal silicide layer formed on the first gate electrode.

9. The method of claim 8, wherein a first impurity region is formed in the first

Art Unit: 2800

region of the substrate adjacent to the first gate structure prior to partially removing the second spacer, and wherein a second impurity region is formed in the second region of the substrate adjacent to the second gate structure prior to removing partially and simultaneously the first and second spacers.

10. The method for forming a metal silicide layer in a semiconductor device of claim 9, wherein forming the first impurity region comprises:

forming a first photoresist pattern on the substrate to expose the first region of the substrate; and

doping a first impurity into the first region of the substrate using the first photoresist pattern as a first mask; and

wherein forming the second impurity region comprises:

forming a second photoresist pattern on the substrate to expose the second region of the substrate; and

doping a second impurity into the second region of the substrate using the second photoresist pattern as a second mask.

- 11. The method of claim 10, wherein the first gate structure corresponds to a gate structure of an N type MOS transistor, and the second gate structure corresponds to a gate structure of a P type MOS transistor.
- 12. The method of claim 8, wherein the second spacer is removed by a thickness of about 100Å to about 500Å, and the first and second spacers are

simultaneously removed by a thickness of about 100Å to about 300Å.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.